Pull System implementation through FIFO lane to achieve synchronism between lines and assembly cells Artigo de Conferência